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In asynchronous systems, average function delays principally govern overall throughput. This 
paper compares the performance of six adder designs with respect to their average delays. Our 
results show that asynchronous addres (32 or 64-bits) with a hybrid structure (e.g., carry-select 
addres) run 20-40% faster than simple ripple-carry addres. Hybrid adders also outperform high-
cost, strictly synchronous conditional-sum adders. 
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